Networks are transitioning from circuit-switched to packet-switched systems to increase efficiency, flexibility and cost effectiveness, and as SyncE and IEEE 1588 become more widely adopted, equipment makers are looking for solutions that minimize the cost and complexity of adding packet network synchronization to a design
AUSTIN, Texas--(BUSINESS WIRE)--Silicon Labs (NASDAQ: SLAB), a premier supplier of high-performance timing solutions for Internet infrastructure applications, today introduced the industry’s highest-performance, most cost-effective packet network synchronizer clock. The new Si5348 clock IC combines best-in-class jitter performance with the industry’s smallest footprint and lowest power in a highly integrated, standards-compliant solution. The Si5348 clock enables hardware designers to implement a “clock-tree-on-a-chip” solution for Synchronous Ethernet (SyncE), IEEE 1588v2 and general-purpose frequency translation for wireless and telecom infrastructure, broadband networks (e.g., G.fast DSL and PON) and data center applications.
SyncE and IEEE 1588 have become increasingly popular methods to deliver synchronization over packet networks. As these technologies become more widespread, networking equipment designers are demanding more flexible, cost-effective timing solutions that easily integrate into existing hardware architectures. Conventional network synchronizer clocks rely on rigid synchronization clock chip architectures that borrow heavily from legacy Stratum 3 clock ICs, which are not optimized for size, power or performance.
The Si5348 clock delivers a solution that is 50 percent smaller, 35 percent lower power and 80 percent lower jitter than conventional synchronizers. These benefits enable hardware designers to simplify the adoption of packet network synchronization without compromising system-level performance. The Si5348 architecture leverages Silicon Labs’ proven fourth-generation DSPLL® technology to deliver best-in-class jitter performance in a timing solution that is fully compliant with IEEE 1588, SyncE and Stratum 3 clocking requirements, enabling the device to be used in a wide variety of timing card and line card clock architectures. The Si5348 clock has been designed to easily interoperate with IEEE 1588 software running on an external host processor, further simplifying system integration.
“Networks are transitioning from circuit-switched to packet-switched systems to increase efficiency, flexibility and cost effectiveness, and as SyncE and IEEE 1588 become more widely adopted, equipment makers are looking for solutions that minimize the cost and complexity of adding packet network synchronization to a design,” said James Wilson, marketing director for Silicon Labs’ timing products. “Silicon Labs’ new Si5348 packet network synchronizer clock provides best-in-class jitter performance, frequency flexibility, power efficiency and footprint, enabling hardware developers to optimize their designs with a clock-tree-on-a-chip solution.”
In packet timing applications, high-stability oscillators play a critical role in defining the network’s overall performance in terms of frequency, time and phase accuracy. Network topologies often will dictate the type of temperature-controlled crystal oscillator (TCXO) or oven-controlled crystal oscillator (OCXO) required at each node in the network. The Si5348 clock supports a universal reference input port, enabling the device to be paired with any frequency TCXO/OCXO.
As part of the Si5348 product development, Silicon Labs has partnered with Rakon to deliver a combined solution that can be used across a broad variety of SyncE and IEEE 1588 applications. “Rakon offers the industry’s widest portfolio of TCXOs and OCXOs for SyncE and IEEE 1588 applications,” said Ullas Kumar, application marketing manager at Rakon. “By partnering with Silicon Labs, we offer customers a timing solution that can be easily optimized at the application level in terms of frequency, stability, aging and cost while ensuring compliance with ITU-T standards for MTIE and TDEV requirements.”
Pricing and Availability
Factory pre-programmed samples and production quantities of the Si5348 network synchronizer clock are available now in a 9 mm x 9 mm QFN package. Si5348 pricing in 10,000-unit quantities ranges from $10.00 to $12.00 (USD), depending on output frequency. Silicon Labs’ Si5348-EVB evaluation board, priced at $399 (USD MSRP), enables developers to move quickly from device configuration to detailed performance analysis to custom part number generation in less than five minutes. ClockBuilder Pro software is available from Silicon Labs’ website to ease the configuration and evaluation of the Si5348 clock. For more information about Silicon Labs’ Si5348 clock IC, to order samples and evaluation boards, and to download ClockBuilder Pro, visit www.silabs.com/timing.
Silicon Labs (NASDAQ: SLAB) is a leading provider of silicon, software and system solutions for the Internet of Things, Internet infrastructure, industrial automation, consumer and automotive markets. We solve the electronics industry’s toughest problems, providing customers with significant advantages in performance, energy savings, connectivity and design simplicity. Backed by our world-class engineering teams with unsurpassed software and mixed-signal design expertise, Silicon Labs empowers developers with the tools and technologies they need to advance quickly and easily from initial idea to final product. www.silabs.com
This press release may contain forward-looking statements based on Silicon Labs’ current expectations. These forward-looking statements involve risks and uncertainties. A number of important factors could cause actual results to differ materially from those in the forward-looking statements. For a discussion of factors that could impact Silicon Labs’ financial results and cause actual results to differ materially from those in the forward-looking statements, please refer to Silicon Labs’ filings with the SEC. Silicon Labs disclaims any intention or obligation to update or revise any forward-looking statements, whether as a result of new information, future events or otherwise.
Note to editors: DSPLL, Silicon Labs, Silicon Laboratories, the “S” symbol, the Silicon Laboratories logo and the Silicon Labs logo are trademarks of Silicon Laboratories Inc. All other product names noted herein may be trademarks of their respective holders.
Explore Silicon Labs’ diverse product portfolio at www.silabs.com/parametric-search.